ARM: dts: DRA72x: Add IPC sub-mailbox nodes for IPU1, IPU2 & DSP1
Add the sub-mailbox nodes that are used to communicate between
MPU and the remote processors IPU1, IPU2 and DSP1. These match the
respective node definitions on DRA74x to maintain compatiblity for
the equivalent remote processors. There is no DSP2 on DRA72x, and
so the corresponding sub-mailbox node is not added.
These sub-mailbox nodes are added to match the hard-coded mailbox
configuration used on the TI IPC 3.x product. The Dual-Cortex M4
IPU1 and IPU2 processor sub-systems are assumed to be running in
SMP-mode, and hence only a single sub-mailbox node is added for
each.
All these sub-mailbox nodes are left in disabled state, and should
be enabled (and modified if needed) as per the individual product
configuration in the corresponding board dts files.
Signed-off-by:
Suman Anna <s-anna@ti.com>
Loading
Please sign in to comment