drm/radeon: fix typo in CP DMA register headers
Wrong bit offset for SRC endian swapping.
Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
Loading
Wrong bit offset for SRC endian swapping.
Signed-off-by:
Alex Deucher <alexander.deucher@amd.com>
Cc: stable@vger.kernel.org
mentioned in commit 11685f24