Commit a32d6243 authored by LCPD Auto Merger's avatar LCPD Auto Merger
Browse files

Merged TI feature connectivity into ti-linux-5.4.y

TI-Feature: connectivity
TI-Branch: connectivity-ti-linux-5.4.y

* 'connectivity-ti-linux-5.4.y' of ssh://bitbucket.itg.ti.com/lcpdpublicdom/connectivity

: (38 commits)
  HACK: arm64: dts: ti: k3-j7200-common-proc-board: Disable PCIe and SERDES
  arm64: dts: ti: k3-j7200-common-proc-board: Enable PCIe
  arm64: dts: ti: j7200-main: Add PCIe device tree node
  arm64: dts: ti: k3-j7200-common-proc-board: Add SERDES0 DT node
  arm64: dts: ti: k3-j7200-main: Add DT for WIZ and SERDES
  arm64: dts: ti: k3-j7200-common-proc-board: Set USB to use SERDES lane 3
  arm64: dts: ti: k3-j7200-main.dtsi: Add USB to SERDES lane MUX
  arm64: dts: ti: k3-j7200-common-proc-board: Configure the SERDES lane function
  arm64: dts: ti: k3-j7200-main: Add SERDES lane control mux
  dt-bindings: mux-j7200-wiz: Add lane function defines
  dt-bindings: mfd: ti,j721e-system-controller.yaml: Add J721e system controller
  PCI: j721e: Add PCIe support for j7200
  dt-bindings: PCI: Add DT bindings for PCIe controller in TI's J7200 devices
  arm64: dts: ti: k3-j721e-main: Rename "torrent-phy" node name to "link"
  phy: cadence-torrent: Add USB + SGMII/QSGMII multilink configuration
  phy: cadence-torrent: Add PCIe + USB multilink configuration
  phy: cadence-torrent: Add single link USB register sequences
  phy: cadence-torrent: Add single link SGMII/QSGMII register sequences
  phy: cadence-torrent: Configure PHY_PLL_CFG as part of link_cmn_vals
  phy: cadence-torrent: Add PHY link configuration sequences for single link
  ...

Signed-off-by: default avatarLCPD Auto Merger <lcpd_integration@list.ti.com>
parents 1113a798 4e0b4835
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment