Commit 56a48c18 authored by Icenowy Zheng's avatar Icenowy Zheng Committed by Drew Fustini
Browse files

clk: thead: add support for enabling/disabling PLLs



The 2nd control word of T-Head TH1520 PLLs contains a bit to put the VCO
into reset state, which means disabling the PLL.

Some PLLs are put to disabled state by the bootloader, and the clock
driver should be able to enable them.

Add support for enabling/disabling PLLs. PLLs other than DPU ones are
set CLK_IS_CRITICAL to prevent killing the system -- they're meant to
drive CPU or system buses (even the GMAC/Video ones are driving arbitrary
buses).

Signed-off-by: default avatarIcenowy Zheng <uwu@icenowy.me>
Reviewed-by: default avatarDrew Fustini <fustini@kernel.org>
Signed-off-by: default avatarDrew Fustini <fustini@kernel.org>
parent c51a37ff
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment