* changes: msm: pil-q6v5: Update QDSP6SS RESET and PWR_CTL registers msm: pil-q6v5: Disable Q6 core_clk and core_rclk gating