Commit 8315b9f8 authored by Trilok Soni's avatar Trilok Soni
Browse files

msm: vp: Clear APC_PLEVELx register's VREG_PD_EN bit



The current logic in the set_voltage is not clearing
VREG_PD_EN bit, so if this bit is set once then we will see
increase in the one PMIC step size from the given
voltage caller has requested to set.

Change-Id: Id91f0dbdec004bcc111efdcaa08e613240c191b6
Signed-off-by: default avatarTrilok Soni <tsoni@codeaurora.org>
parent db64ae9c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment