Commit 11c07e2e authored by Matt Wagantall's avatar Matt Wagantall
Browse files

msm: pil-q6v5: Update QDSP6SS RESET and PWR_CTL registers



Hardware documentation has been corrected, changing the bit
positions and reset states for this register. Update software
accordingly.

Change-Id: I35ef0e38e9fb64574c74d1082a11af760340f982
Signed-off-by: default avatarMatt Wagantall <mattw@codeaurora.org>
parent b76f190d
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment