cpufreq: qcom-cpufreq-hw: Add dcvs shared interrupt support
Certain Qualcomm SoCs like sm8150 has two cpu frequency domains
serviced by a single interrupt that notifies h/w initiated frequency
throttling. This in turn means that an LMh interrupt is shared by
two different cpufreq policy. Unfortunately, using just kernel
shared interrupt infrastructure leads to lot corner races between
enabling/disabling interrupts and polling. Avoid this by ensuring
that an interrupt services all the cpufreq groups it caters to.
Signed-off-by:
Thara Gopinath <thara.gopinath@linaro.org>
Loading
Please sign in to comment