Introduce a Marking Register in ARM code generation.
When generating code for ARM, maintain the status of Thread::Current()->GetIsGcMarking() in register R8, dubbed MR (Marking Register), and check the value of that register (instead of loading and checking a read barrier marking entrypoint) in read barriers. Test: m test-art-target Test: m test-art-target with tree built with ART_USE_READ_BARRIER=false Test: m test-art-host-gtest Test: ARM device boot test Bug: 37707231 Change-Id: I30b44254460d0bbb9f1b2adc65eca52ca3de3f53
Loading
Please sign in to comment