Add Silvermont architecture cache sizes
Adds Silvermont specific cache sizes for bionic optimizations.
Change-Id: Ib992f530b8c485121b2874470fd6bed2212adb0f
Signed-off-by:
Henrik Smiding <henrik.smiding@intel.com>
Loading
Please sign in to comment