Commit a81cf5fb authored by Tao,Zhang's avatar Tao,Zhang Committed by Gerrit - the friendly Code Review server
Browse files

coresight: tmc: Set flush cti for both etr and etb 



Set flush cti for both etr and etb. Set FlushandStop bit to default
value of FFCR in enablement function. Config the correct trigger number
of flush and reset cti for both etr and etb.

Change-Id: Idee3802e5a69aca521a6259f9936ddb8361a87d4
Signed-off-by: default avatarTao,Zhang <taozha@codeaurora.org>
parent a7e0337c
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment