Xilinx: ARM: NAND: update ECC strength for 3.5 kernel

The ECC strength must now be setup by the driver
to prevent a kernel crash.  The strength was setup
to be 1 based on other drivers with 3 bytes of ECC.

Signed-off-by: John Linn <john.linn@xilinx.com>