MLK-10481 ARM: dts: imx7d-sdb: set pixelclk-active to 0 for AT043TN24 panel
According to the timing diagram of 43T panel, the data is launched
at negative edge of pixel clock and captured at positive edge.
Thus need to set pixelclk-active to 0.
Signed-off-by:
Robby Cai <r63905@freescale.com>
Loading
Please sign in to comment