Xilinx: ARM: update interrupts in device trees

The interrupt properties were using the wrong trigger type
and this corrects them. Most should be active high level.
The SCU devices are leading edge triggered and also have a
mask for the CPUs that can accept the interrupts.

Signed-off-by: John Linn <john.linn@xilinx.com>